



Attorney Docket No. ROH-026

# ASSISTANT COMMISSIONER FOR PATENTS Washington, D.C. 20231

Sir:

 $\times$ 

Transmitted herewith for filing is the patent application of

Inventor(s): Shigeyuki UEDA

For: SEMICONDUCTOR CHIP AND METHOD OF PRODUCTING THE SAME

Enclosed are:

×	Specification	and	Claim(c)

- Oath or Declaration (executed).
- X \_1 sheet(s) of drawings (2 sets).
  - An assignment of the invention to ROHM CO., LTD.
- Copy of \_\_\_\_\_ priority application(s).
  - Preliminary Amendment
  - X Return receipt of postcard.

The fee has been calculated as shown below:

CLAIMS AS I	ILED			
FOR	NUMBER FILED	NUMBER EXTRA	RATE	BASIC FEE \$345/\$690
TOTAL			X \$9	
CLAIMS	9-20		\$18	l s
INDEP.			X \$39	
CLAIMS	4-3	1	\$78	\$78
Fee for Multiple Dependent Claims \$130/\$260			0	
Non-English S	pecification Surcharge \$13	30		\$0
			TOTAL	
			FILING FEE	\$768

	Information Disclosure Statement/1449 and Refs.
	Verified Statement claiming small entity status is enclosed.
X	Charge $\$.768.00$ to Deposit Account No. 18-0013 to cover the filing fee and Non-English surcharge. A duplicate copy of this sheet is enclosed.
×	The Commissioner is hereby authorized to charge any fees under 37 C.F.R. 1.16 or 1.17 which may be required during the entire pendency of this application, or to credit any overpayment, to Deposit Account No. 18-0013. A duplicate copy of this sheet is enclosed.
	A check in the amount of \$ cover the filing fee is enclosed.
×	Charge $40.00$ Deposit Account No. 18-0013 to cover the recordal fee. A duplicate copy of this sheet is enclosed.
X	Applicant's undersigned attorney/agent may be reached by telephone in our Washington D.C. Office at
	(202) 955-3750

All correspondence should be directed to our below listed address.

Date: 9-28-88

Sur Monica Millner Reg. No. 42,894

RADER, FISHMAN & GRAUER, P.L.L.C

1233 20th Street, NW, Suite 501

Washington, DC 20036 Telephone: (202) 955-3750 Facsimile: (202) 955-3751

Customer No. 23353

## SEMICONDUCTOR CHIP

AND METHOD OF PRODUCING THE SAME

BACKGROUND OF THE INVENTION

Field of the Invention

The present invention relates to a semiconductor chip and a method of producing the same.

Description of Related Art

Internal wiring in a semiconductor chip is generally composed of aluminum or the like in order to 10 hold down the production cost. The wiring composed of aluminum or the like is subjected to oxidation by moisture. Therefore, a surface of the wiring is covered with a surface protective film composed of silicon nitride, for example. An opening is formed on 15 the surface protective film to expose a part of the wiring, thereby forming a pad for external connection used for connection to an external terminal such as a lead terminal. An end of a wire composed of gold (Au), for example, is made to adhere and connected to the 20 external connection pad, and the other end of the wire is connected to the external terminal, thereby achieving electrical connection between the wiring in the semiconductor chip and the external terminal.

After the wire is connected to the external connection pad, it is preferable that the surface of

the pad is completely covered with the wire. When the adhesion area of the wire on the external connection pad is small, however, the surface of the pad is not completely covered with the wire, so that a part of the pad may remain exposed. Because the pad is composed of aluminum or the like, if the pad is exposed, it may be oxidized by moisture or the like and corroded. SUMMARY OF THE INVENTION

An object of the present invention is to provide

10 a semiconductor chip in which a pad for external

connection may not be corroded irrespective of a

connected state of a wire and a method of producing the

same.

Another object of the present invention is to

15 provide a semiconductor device having a chip-on-chip

structure using the above-mentioned semiconductor

chip and a method of producing the same.

A semiconductor chip according to the present invention comprises a surface protective film for covering internal wiring; an external connection pad which is formed by partially exposing the internal wiring from the surface protective film; and a wire connecting portion which is formed using a metal material having oxidation resistance on the external connection pad and to which a wire for electrical

connection to an external terminal is connected.

According to the present invention, the wire connecting portion composed of a metal material having oxidation resistance is formed on the external connection pad. In other words, the surface of the external connection pad is covered with the wire connecting portion composed of the metal material having oxidation resistance. Consequently, the external connection pad is not exposed to the exterior irrespective of a connected state of the wire to the wire connecting portion. Accordingly, the external connection pad may not be oxidized by moisture or the like and corroded.

The semiconductor chip may be overlapped with and
15 joined to a surface of another solid device (for
example, another semiconductor chip) in a state where
the surface protective film is opposed to a surface of
the solid device. In this case, it is preferable that
the semiconductor chip further comprises an internal
20 connection (chip connecting pad) which is formed by
partially exposing the internal wiring from the
surface protective film in a portion different from the
external connection pad, and a bump formed in a raised
state on the internal connection pad (chip connecting
25 pad) using a metal material having oxidation

resistance in order to make electrical connection to

Furthermore, in this case, it is preferable that the wire connecting portion is composed of the same 5 material as that for the bump. Consequently, it is possible to form the wire connecting portion at the same step as the bump.

A method of producing a semiconductor device according to the present invention is a method of 10 producing a semiconductor chip which is to be overlapped with and joined to a surface of another solid device (for example, another semiconductor chip), comprising the steps of stacking a surface protective film on internal wiring; forming an opening 15 on the surface protective film to partially expose the internal wiring, to form an external connection pad and an internal connection pad (chip connecting pad); and selectively plating (preferably, plating with a material having oxidation resistance) the external 20 connection pad and the internal connection pad (chip connecting pad), to respectively form a wire connecting portion to which a wire for electrical connection to an external terminal is connected and a bump for electrical connection to the other 25 semiconductor chip.

According to the method, the wire connecting portion can be formed at the same step as the bump. Accordingly, the number of steps of producing the semiconductor chip is not increased by providing the 5 wire connecting portion on the external connection pad.

It is preferable that the wire connecting portion is composed of the same material as that for the wire.

Consequently, it is possible to improve the adhesive properties of the wire to the wire connecting portion.

The foregoing and other objects, features, aspects and advantages of the present invention will become more apparent from the following detailed description of the present invention when taken in conjunction with the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is an illustrative sectional view showing the schematic structure of a semiconductor device to which a semiconductor chip according to an embodiment 20 of the present invention is applied; and

Fig. 2 is a cross-sectional view showing a part of a primary chip provided in the semiconductor device shown in Fig. 1 in enlarged fashion.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

25 Fig. 1 is an illustrative sectional view showing

the schematic structure of a semiconductor device to which a semiconductor chip according to an embodiment of the present invention is applied. The semiconductor device has a so-called chip-on-chip structure, and is constructed by overlapping and joining a secondary chip 2 with and to a surface 11 of a primary chip 1, and containing the primary chip 1 and the secondary chip 2 in a package 3.

The primary chip 1 and the secondary chip 2 are 10 composed of silicon, for example. The surface 11 of the primary chip 1 is a surface, on the side of an active surface layer region where a functional device such as a transistor is formed, of a semiconductor substrate forming a base body of the primary chip 1. The 15 forefront of the surface 11 is covered with a surface protective film (not shown) composed of silicon nitride, for example. On the surface protective film, a plurality of wire connecting portions 12 are arranged in the vicinity of its peripheral edge. The wire 20 connecting portion 12 is connected to a lead frame 5 by a bonding wire 4 composed of gold, for example. Further, a plurality of bumps BM for electrical connection to the secondary chip 2 are arranged on the surface 11 of the primary chip 1.

25 The secondary chip 2 is joined to the primary chip

1 in a so-called face-down method in which a surface 21 of the secondary chip 2 is opposed to the surface 11 of the primary chip 1. The surface 21 of the secondary chip 2 is a surface, on the side of an active 5 surface layer region where a functional device such as a transistor is formed, of a semiconductor substrate forming a base body of the secondary chip 2. forefront of the surface 21 is covered with a surface protective film (not shown) composed of silicon 10 nitride, for example. On the surface protective film, a plurality of bumps BS connected to internal wiring are arranged opposite to the bumps BM on the primary chip 1. The bumps BS on the secondary chip 2 are respectively connected to the opposite bumps BM on the 15 primary chip 1. Consequently, the secondary chip 2 is supported with predetermined spacing held from the surface 11 of the primary chip 1, and is electrically connected to the primary chip 1.

Fig. 2 is a cross-sectional view showing a part 20 of the primary chip 1 in enlarged fashion. On a semiconductor substrate 13 forming a base body of the primary chip 1, an interlayer insulating film 14 composed of silicon oxide, for example, is formed. Internal wiring 15 composed of aluminum, for example, is disposed on the interlayer insulating film 14.

Surfaces of the interlayser insulating film 14 and the internal wiring 15 are covered with a surface protective film 16 composed of silicon nitride, for example. Openings 17A and 17B are formed on the surface protective film 16 to partially expose the internal wiring 15 from the surface protective film 16, thereby respectively forming an inter-chip connecting pad 15A and a pad for external connection 15B.

On the inter-chip connecting pad 15A formed in the opening 17A, the bump BM composed of a metal having oxidation resistance is formed in a raised state. On the other hand, the external connection pad 15B is formed at a peripheral edge of the primary chip 1. On the external connection pad 15B, the wire connecting portion 12 for connecting the bonding wire 4 (see Fig. 1) is formed in a raised state using a metal having oxidation resistance.

Examples of the metal having oxidation resistance composing the bump BM and the wire connecting portion 12 include gold, platinum, silver, palladium, and iridium. Particularly, gold is preferably used. It is preferable that the wire connecting portion 12 is composed of the same material as that for the bonding wire 4. Consequently, it is possible to improve the adhesive properties of the

bonding wire 4 to the wire connecting portion 12.

Furthermore, the bump BM and the wire connecting portion 12 can be formed at the same step using the same material. For example, the openings 17A and 17B are 5 formed on the surface protective film 16, and a seed film is then formed on the surface protective film 16 having the openings 17A and 17B formed thereon. The pattern of a resist film having openings corresponding to the inter-chip connecting pad 15A (the opening 17A) 10 and the external connection pad 15B (the opening 17B) is formed on the seed film, followed by plating with a material for the bump BM and the wire connecting portion 12. Thereafter, the resist film on the seed film is removed, and the seed film exposed by removing 15 the resist film is then removed. Consequently, the bump BM and the wire connecting portion 12 can be respectively obtained on the inter-chip connecting pad 15A and the external connection pad 15B.

As described in the foregoing, according to the 20 present embodiment, the wire connecting portion 12 composed of a metal material having oxidation resistance is formed in a raised state on the external connection pad 15B (wiring 15). In other words, a surface of the external connection pad 15B is covered 25 with the wire connecting portion 12 composed of the

metal material having oxidation resistance. The bonding wire for electrical connection to the lead frame 5 is welded to the wire connecting portion 12. Consequently, the external connection pad 15B is not 5 exposed to the exterior irrespective of a connected state of the bonding wire 4 to the wire connecting portion 12. Accordingly, the external connection pad 15B may not be oxidized by moisture or the like and corroded.

10 Furthermore, the wire connecting portion 12 can be formed at the same step as the bump BM by using the same material as that for the bump BM. Even though the wire connecting portion 12 is provided, therefore, the number of steps of producing the primary chip 1 is not 15 increased. However, the bump BM and the wire connecting portion 12 may be respectively composed of different materials. In this case, the wire connecting portion 12 is formed at a step different from the bump BM.

20 Although description has been made of an embodiment of the present invention, the present invention can be embodied in another embodiment.

Although both the primary chip 1 and the secondary chip 2 are chips composed of silicon, for example, they may 25 be semiconductor chips using another arbitrary

semiconductor material such as a compound
semiconductor (for example, a gallium arsenic
semiconductor) or a germanium semiconductor in
addition to silicon. In this case, a semiconductor
s material for the primary chip 1 and a semiconductor
material for the secondary chip 2 may be the same or
different from each other.

Although in the above-mentioned embodiment, the semiconductor device having a chip-on-chip structure is taken as an example, the semiconductor chip according to the present invention is widely applicable to a semiconductor device having a structure other than the chip-on-chip structure.

Although the present invention has been

15 described and illustrated in detail, it is clearly
understood that the same is by way of illustration and
example only and is not to be taken by way of
limitation, the spirit and scope of the present
invention being limited only by the terms of the

20 appended claims.

The application is based on Japanese Patent
Application Serial No. 11-265744 filed with the
Japanese Patent Office on September 20, 1999, the
content of which is incorporated hereinto by
25 reference.

#### What is Claimed is:

- 1. A semiconductor chip, comprising:
- a surface protective film for covering internal wiring;
- an external connection pad which is formed by partially exposing said internal wiring from the surface protective film; and
- a wire connecting portion which is formed using a metal material having oxidation resistance on the external connection pad and to which a wire for electrical connection to an external terminal is connected.
  - The semiconductor chip according to claim 1, wherein
- said semiconductor chip is overlapped with and joined to a surface of another solid device in a state where said surface protective film is opposed to a surface of the solid device.
- $\hbox{3. The semiconductor chip according to claim 2,}\\$   $\hbox{20 further comprising}$ 
  - an internal connection pad which is formed by partially exposing said internal wiring from said surface protective film in a portion different from said external connection pad, and
- 25 a bump formed in a raised state on the internal

connection pad using a metal material having oxidation resistance in order to make electrical connection to said solid device.

 $\label{eq:conductor} \text{4. The semiconductor chip according to claim 2,} \\ \\ \text{5 wherein}$ 

said solid device includes another semiconductor  $\operatorname{chip}$ .

 $\label{eq:conductor} \textbf{5. The semiconductor chip according to claim 1,} \\ \text{wherein}$ 

said wire connecting portion is composed of the same material as that for said bump.

6. A semiconductor device having a chip-on-chip structure in which a secondary chip is overlapped with and joined to a surface of a primary chip, wherein

said primary chip comprises

a surface protective film for covering internal wiring,

an external connection pad formed by partially exposing the internal wiring from the surface 20 protective film,

a wire connecting portion which is formed using a metal material having oxidation resistance on the external connection pad and to which a wire for electrical connection to an external terminal is 25 connected,

an internal connection pad which is formed by partially exposing said internal wiring from said surface protective film in a portion different from said external connection pad, and

- a bump which is formed in a raised state on the internal connection pad using a metal material having oxidation resistance for electrically connecting the primary chip and the secondary chip.
- $\label{eq:total_conductor} \textbf{7.} \quad \textbf{The semiconductor device according to claim}$   $\textbf{10.} \quad \textbf{6, wherein}$

said wire connecting portion is composed of the same material as that for said bump.

8. A method of producing a semiconductor chip which is to be overlapped with and joined to a surface 15 of another solid device, comprising the steps of:

stacking a surface protective film on internal wiring;

forming an opening on the surface protective film to partially expose said internal wiring, to form an 20 external connection pad and an internal connection pad; and

selectively plating said external connection pad and the internal connection pad, to respectively form a wire connecting portion to which a wire for electrical connection to an external terminal is

connected and a bump for electrical connection to the other solid device.

9. A method of producing a semiconductor device having a chip-on-chip structure in which a secondary 5 chip is overlapped with and joined to a surface of a primary chip, comprising the steps of:

stacking a surface protective film on internal wiring in the primary chip;

forming an opening on said surface protective 10 film to partially expose said internal wiring, to form an external connection and an internal connection;

and

selectively plating said external connection pad and the internal connection pad, to respectively form

15 a wire connecting portion to which a wire for electrical connection to an external terminal is connected and a bump for electrical connection to said secondary chip; and

joining the primary chip and the secondary chip  $\ensuremath{\mathtt{20}}$  to each other through said bump.


15


#### ABSTRACT OF THE DISCLOSURE

A semiconductor chip which is to be overlapped with and joined to a surface of another solid device. The semiconductor chip has a surface protective film for covering internal wiring, an external connection pad which is formed by partially exposing the internal wiring from the surface protective film, and a wire connecting portion which is formed using a metal material having oxidation resistance on the external connection pad and to which a wire for electrical connection to an external terminal is connected. It is preferable that the semiconductor chip further has an internal connection pad used for connection to the solid device and a bump formed on the pad.

16

FIG.1





# Declaration and Power of Attorney For Patent Application

特許出願宣言書及び委任状		
Japanese Language Declaration		
日本	語宣言書	
下記の氏名の発明者として、私は以下の通り宣言します。	As a below named inventor, I hereby declare that:	
私の住所、私書箱、国籍は下記の私の氏名の後に記載され た通りです。	My residence, post office address and citizenship are as stated next to my name. $ . \\$	
下記の名称の発明に関して請求範囲に記載され、特許出題している発明内容について、私が最初かつ唯一の発明者(下記の氏名が一つの場合)もしくは最初かつ共同発明者であると(下記の名称が複数の場合)信じています。	I believe I am the original, first and sole inventor (if only one mane is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled	
	SEMICONDUCTOR CHIP AND METHOD OF	
	PRODUCING THE SAME	
上記発明の明顯書 (下記の間でx 印がついていない場合は、本書に終付) は、	the specification of which is attached hereto unless the following box is checked:	
□月_目に接出され、米隆出顧書号または特許倫定条約 国際出題書号をとし、 (該当する場合) に打正されました。	was filed on_ as United States Application Number or PCT International Application Number and was amended on (fapplicable).	
私は、特許請求範囲を含む上記打正後の明確者を検討し、 内容を理解していることをここに表明します。	I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.	
私は、連邦規則法集第37期第1条56項に定義されると おり、特許支援の有無について重要な情報を開示する表務が あることを認めます。	I acknowledge the duty to disclose Information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.55.	

## Page 1 of 3

Burden Hour Statement: This form is estimated to take 0.4 hours to complete. The will vay depending upon the needs of the individual case. Any comments on the amount of time you are recuired to complete this form should be sent to the Ortife Information Officer, Pather and Trademark Weinhard D.C. 2023., DO NOT SEND FEES OR COMMENTED FORMSTO THIS ADDRESS. SEND TO: Commissioner of Patients and Trademarks, Weinhardon, CD 2023.

### Japanese Language Declaration (日本語宣言書)

私は、米国法典第35編119条(a)-(d)項又は365条 (b)項に基き下記の、米国以外の国の少なくとも一カ国を指 定している特許協力条約365(a)項に基づく国際出願、又 は外国での特許出願もしくは発明者証の出題について外国 優先権をことに主張するとともに、優先権を主張している、 下に、枠内をマークすることで、示しています。

I hereby claim foreign priority under Title 35, United States Code, Section 119(a)-(d) or 365(b) of any foreign application(s) for patent or inventor's certificate, or 365(a) of any PCT international application which designated at least one country other than the United States. listed below and have also 本出題の前に出題された特許または発明者証の外国出題を以 identified below, by checking the box, any foreign application for petent or inventor's certificate, or PCT International application

		is claimed.	pication on was	en phone
Prior Foreign Application(s) 外国での先行出頭				y Claimed E権主張
11-265744	Japan	20/09/1999	M	D
(Number) (器号)	(Country) (因名)	(Day/Month/Year Filed) (出題年月日)	イン イン イン	No いいえ
			_ 🗆	
(Number) (番号)	(Country) (国名)	(Day/Month/Year Filed) (出題年月日)	Yes 注い	No いいえ
私は、第35編米国法典第1 国特許出頭規定に記載された権		I hereby claim the benefit under Title Section 119(e) of any United States p listed below.	35, United State rovisional appli	es Code, ication(s)
(Application No.) (出頭書号)	(Filing Date) (出題日)	(Application No.) (出頭番号)	(Filing Dat (出頭日	
利は 下院の半間法事権でよ	<b>舞120タに某いて下程の坐</b>	1 hereby claim the benefit under Title	35 United State	es Code

許出題に開示されていない限り、その先行米国出願書提出日 示義務があることを認識しています。

菌特許出原に記載された権利、又は米国を指定している特許 Section 120 of any United States application(s), or 365(c) of any 協力条約3 6 5条(c)に基づく権利をことに主張します。ま PCT International application designating the United States, た、本出願の各請求範囲の内容が米国法典第35編112条 listed below and insofar as the subject matter of each of the 第1項又は特許協力条約で規定された方法で先行する米国特 claims of this application is not disclosed in the prior United States or PCT International application in the manner provided 以降で本出願者の日本国内または特許協力条約国際提出日ま by the first paragraph of Title 35, United States Code Section での期間中に入手された、連邦規則法典第3 7編1条5 6項 112, I acknowledge the duty to disclose Information which is で定義された特許資格の有無に関する重要な情報について開 material to patentability as defined in Title 37, Code of Federal Regulations. Section 1.56 which became available between the filing date of the prior application and the national or PCT International filing date of application.

(Application No.) (Filing Date) (Status: Patented Pending Abandoned) (出颜柔号) (出頭目) (現況:特許許可法、係属中、放棄済) (Application No.) (Filling Date) (Status: Patented Pending Abandoned) (出願番号) (现況:特許許可済、係属中、放棄済) (出題日)

く宣言を致します。

私は、私自身の知識に基づいて本宣管書中で私が行なう表 | hereby declare that all statements made herein of my own 明が真実であり、かつ私の入手した情報と私の信じるところ knowledge are true and that all statements made on information に基づく表明が全て真実であると悟じていること、さらに故 and belief are believed to be true; and further that these 意になされた虚偽の表現及びそれと同等の行為は米国法典第 statements were made with the knowledge that willful false 1 8 稿第 1 0 0 1 条に基づき、罰金または拘禁、もしくはそ statements and the like so made are punishable by fine or の両方により処罰されること、そしてそのような故意による imprisonment, or both, under Section 1001 of Title 18 of the 虚偽の声明を行なえば、出題した、又は既に許可された特許 United States Code and that such willful false statements may の有効性が失われることを認識し、よってここに上記のごと jeopardize the validity of the application or any patent issued thereon.

0742-1

PTO/SB/105(8-95) Approved for use through 9/30/98 OMB 0651-0032 Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

# Japanese Language Declaration (日本語宣言書)

毎任状: 私は下配の発明者として、本出頭に関する一切の FOWER OF ATTORNEY: As a named inventor, i hereby appoint 手続きを米特許御場に対して遂行する非理士または代理人 the following attorney(s) and/or agent(s) to prosecute this として、下記の者を指名いたします。 (弁護士、または代理 application and transact all business in the Petent and Trademark 人の氏名及び登録者号を明記のこと)

び登録番号を明記のこと)		Office collinected triefew		 •
Ronald P. Kananen John E. McGarry H. Lawrence Smith Ralph T. Rader Joseph V. Coppola, St. Michael B. Stewart Shmuel Livnat Steven L. Nichols Glenn E. Forbis Kevin D. Rutherford Alexander D. Raklinovich Matthew J. Russo Moniea Milliner	24,104 22,360 24,900 28,772 33,373 36,018 33,949 40,326 40,610 40,412 37,425 41,282 42,894	David L. Benson Joel E. Bair Richard D. Greuer Michael D. Fishman Mark A. Davis Stein V. Chemielewski Annette R. Carrothers Kristin L. Murphy Christoper M. Tamrer Paul D. Arneccovicz G. Thomas Williams John W. Rees	42,314 33,356 22,388 31,551 37,118 39,914 40,548 41,212 41,518 45,264 42,228 38,278	

#### Send Correspondence to: **春類送付先** Monica Millner Monica Millner Rader, Fishman & Grauer PLLC Rader, Fishman & Grauer PLLC 1233 20th Street, N.W. Suite 501 1233 20th Street, N.W. Suite 501 Washington, D.C. 20036 Washington, D.C. 20036

Direct Telephone Calls to: (name and telephone number) (名前及び電話器号) 直接電話連絡先: Telephone: (202) 955-3750 (202) 955-3750 Telephone: Facsimile: (202) 955-3751 mile: (202) 955-3751

Facsimile: (202) 955-3751	Facsumie: (202) 933-3721
唯一宝允は第一発明者名	Full name of sole or first inventor Shigeyuki. UEDA
発明者の署名 日付	Inventor'ssignature()   Date   Date   September 12.
住所	Residence ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) (
图舞	Citizenship Japan
私書箱	Post Office Address c/o ROHM CO., LTD., 21, Saiin
	Mizosaki-cho, Ukyo-ku, Kyoto 615-8585, Japan
第二共同発明者	Full name of second joint inventor, if any
第二共同発明者の署名 日付	Second inventor's signature Date
住所	Residence
函籍	Cilizenship
私書箱	Post Office Address

(第三以降の共同発明者についても同様に記載し、署名をす(Supply similar Information and signature for third and subsequesnt joint inventors.)

Page 3 of 3

ること)